We report a flash memory using deep traps nano-dot formed in ZrON charge trapping layers by As + implantation to improve the device performance of MONOS CTF device. The TaN 5 cycles under fast 100 Ps and low r16 V program/erase. The performance of As + -implanted ZrON is significantly better than that of stacked Si 3 N 4 /Ir-dot/HfON device with poor thickness scaling due to excess Ir metal dot.
Introduction

As listed in International Technology Roadmap for Semiconductors
, the metal-oxidenitride-oxide-Si (MONOS) charge-trapping flash (CTF) devices (1)- (15) have the high potential to replace the poly-Si floating-gate flash memory for future generation nonvolatile memory (NVM) due to their discrete charge-trapping property and simple planar process. Nevertheless, the fundamental drawback of the CTF device is the distributed trap energy in Si 3 N 4 (11) compared to the deep energy of 3.15 eV in poly-Si floating-gate memory, where charges stored in shallower traps may leak out and hence degrade the retention characteristics(12)- (15) . Such degraded retention is one of the major challenges in highly scaled NVM device with fewer electrons (1) . Although the retention can be improved by the increase of tunnel oxide thickness, the small electric field across tunnel oxide suffers from the long erase time (10~100 ms) and large P/E voltages, which are unacceptable for NVM devices. To improve the high temperature retention, the usage of deep-trapping metal-nitride trapping layer, with large conduction band offset ('E C ), is necessary (12)- (16) . Significant improvement on retention has been realized in the CTF device with high-κ Al(Ga)N trapping layer (13) . To lower the program/erase (P/E) voltages, the using higher-κ HfON trapping layer is required for CTF device (14)- (15) . However, this HfON has a lower trapping efficiency than that of Si 3 N 4 with a smaller memory window (14) .
To further improve the memory window and retention, the double trapping-layer HfONSi 3 N 4 CTF was developed (15) . However, dual trapping-layer HfON-Si 3 N 4 also suffers a penalty in down-scaling limit of equivalent-nitride thickness (ENT) due to adding a lower-κ Si 3 N 4 . Recently, nano-dot memory using ion implantation to form deep levels in high-κ trapping layer has been proposed and offers good control ability on the distributed traps (17) . Thus, we focused on size-dependent effect in nano-dot memory and also investigate the memory characteristics as shrinking the nano-dot size. . In this paper, both higher-κ deep-E C ZrON and As + implantation are used to improve the CTF performance. With a 6 nm ENT trapping layer, a small As-dot, the device demonstrates an initial 5.5 V memory window and a good 3.6 V extrapolated 10-year retention window at 85 o C, under a fast 100 Ps and low r16 V P/E.
Experimental Procedure
The CTF with nano-dot devices were fabricated on standard 6-in p-type Si wafers. The double tunnel oxide layers of 2.8-nm-thick thermal SiO 2 was grown on Si substrates and 3.0-nm-thick LaAlO 3 was deposited by physical vapor deposition (PVD). Then the charge trapping layers of 20-nm-thick Si 3 N 4 /Ir-dot/HfON and 30-nm-thick arsenicimplanted ZrON (As + -implanted ZrON) were performed by using high-temperature forming step and low-energy ion implantation, respectively. Sequentially, the 4.5-nmthick LaAlO 3 and 8.0-nm-thick SiO 2 as double blocking layers were deposited by PVD and chemical vapor deposition (CVD) through Tetraethyl orthosilicate gas (TEOS, Si(C 2 H 5 O) 4 ), respectively. Finally, the 200-nm-thick TaN gate was deposited by PVD to form the CTF structure. After standard lithography and gate patterning by reactive ion etching (RIE), self-aligned 25 keV As + implantation at 5u10 15 cm -2 dose was applied and followed by 900 o C RTA to activate the dopant at source-drain region. The fabricated devices were characterized by P/E, cycling and retention measurements. with thicker physical thickness allows fast P/E speeds, which can improve the memory characteristics of retention and endurance. The double blocking layers using high-N LaAlO 3 and SiO 2 have the merit of lower voltage operation, which in turn improves the erase saturation due to the higher electric field across the tunnel oxide. Here the TEOS SiO 2 layer in double blocking layer has a large energy bandgap and small trap densities that are important to reach good retention characteristics at high temperatures. However, the high work-function metals including As (5.1 eV) and Ir (5.27 eV) are used to form metal dots in metal-oxynitride trapping layers, respectively, which may generate deep trapping levels and thereby obtain better trapping efficiency in a scaled ENT. The overall ENT was calculated from the N Si3N4 /N trapping layer ut trapping layer , where the N Si3N4 , N trapping layer and t trapping layer are the dielectric constants of Si 3 N 4 , high-N trapping layer, and the thickness of high-N trapping layer, respectively. However, the unconfined metal dot in or near trapping layers may affect the trapping efficiency due to process-or temperaturedependent size effect. To obtain uniform dot size and density, we investigate the size effect on control Si 3 N 4 /Ir-dot/HfON with high-temperature annealed Ir dot and singlelayer ZrON with low-energy As + implantation.
Result and Discussion
In Fig. 2(a) , we compare C-V hysteresis of the Si 3 N 4 /HfON CTF devices with and without Ir dot. A larger C-V hysteresis window of 8V is obtained in Ir-dot memory than that of control device under 14 V sweep, which is evidence of more electron trapping in Si 3 N 4 /Ir-dot/HfON due to the formation of deep energy levels of Ir dots (~5.27 eV). However, the thick ENT of 10.5 nm and excess dot size shown in Fig. 2(b) imply that the size control of metal dot becomes more difficult as ENT downscaling continues. In Fig.3 , the C-V hysteresis of As + -implanted ZrON CTF device increases with applied voltage, indicating the good trapping property in As + -implanted ZrON with a reduced ENT of 6 nm. Also, even larger C-V hysteresis window of 9.8 V is obtained under 16 V sweep. The scaled 6 nm ENT in As + -implanted ZrON is because of small-size As dot formation via low-energy implantation, but high-temperature annealing such as control Ir dot. All the frequency-dependent C-V measurements were performed in the range of 10 to 700 kHz (not shown). The measured results present that the flatband voltage shift ('V FB ) is independent to the different frequencies (small frequency dispersion). Thus, the hysteresis memory window should be due to the trapping effect in As + -implanted ZrON trapping layer rather than the interface states between tunnel oxide and Si.
The program and erase behaviors are important for device switching, which can be dominated by the Fowler-Nordheim (FN) tunneling mechanism through thin tunneling oxide. Thinning tunneling oxide allows low P/E voltages and fast P/E speeds, but compromises with charge retention. Fortunately, both good retention and low voltage operation can be achieved using high-N based tunneling layer. The Figs. 4(a) and 4(b) show the P/E characteristics at various P/E times for the Si 3 N 4 /Ir-dot/HfON and As + -implanted ZrON CTF devices, respectively. We can found that the V th increases with increasing time. The large 'V th memory windows of 5.3 V and 5.5 V are obtained at r16 V and fast 100 Ps P/E for the Si 3 N 4 /Ir-dot/HfON and As + -implanted ZrON CTF devices, respectively. The large memory window with the increase of switched speed in Si 3 N 4 /Irdot/HfON CTF memory is clearly contributed by Ir dot in HfON, but the dot uniformity is still a concern. The fast 100 Ps P/E speed can be ascribed to the large conduction and valance band discontinuity ('E C and 'E V ) in LaAlO 3 and SiO 2 for easier tunneling during program and erase.
Data retention is one of the most important parameters for NVM device. Fig. 5(a) shows the retention characteristics of the Si 3 N 4 /Ir-dot/HfON CTF devices at 25 o C. Under r16 V and 100 Ps P/E, the charge retention for Ir-dot memory is poor since the large dot size would lead to weaker quantum confinement. To improve the degraded retention caused by dot-size effect, we employ higher-N As + -implanted ZrON (N~35) (18) Fig. 6 , the excellent 5.1V endurance window was measured after 10 5 cycles under a fast 100 Ps speed and low P/E voltages of r16 V. The excellent 10 5 cycling is vital to allow further endurance improvement in highly scaled CTF device with fewer electrons. Such good endurance is due to the fast 100 Ps P/E speed and the existing 'E C and 'E V for easy tunneling that lead to less stress to LaAlO 3 -SiO 2 tunnel oxide. , 41 (3) 121-132 (2011) Table 1 summarizes and compares the memory device characteristics with published data in the literature (5)- (7), (13)- (15) . The As + -implanted ZrON CTF device compares well with other devices, with additional merits of larger memory window, good 85 o C retention, the largest 10 5 endurance window, and fast 100 Ps P/E speed.
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Conclusion
In summary, the size-dependent trapping effect in nano-dot CTF has been investigated. The better trapping efficiency in As + -implanted ZrON can be partly attributed to the improved dot size, which is very critical for both ensuring good retention characteristic and providing the feasibility of scaling the ENT. 
